


ZQTA/ZQSA CRV SYSTEM BLOCK DIAGRAM


BOM

IV@ : iGPU
 EV@ : dGPU
 OP@ : Optimus
 DO@ : Discrete only
 SP@ : Special
 SNP@ : N13PGS/GL
 IV@ : UMA
 GL@ : N13PGL
 GS@ : N13P/MGS

Optimus : IV@ + EV@ + OP@
 Discrete only : EV@ + DO@




VGA power up sequence





Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+3V_RTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	VRON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER/IVY/SNB bridge VCCIO	MAINON	S0
+VCCSA	+0.9V	CPU POWER	HWP_G_VTT	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
			MAINON	S0

Thermal Follow Chart



IVY Bridge Processor (DMI, PEG, FDI)




HPD disable
This signal can be left as no connect if entire eDP interface is disabled.

For Gen2 only designs, it is acceptable to continue to use the 100nF capacitor.

For Sandy Bridge processor only implementation:
PROC_SELECT can be left NC.

For IVY/Sandy processor compatibility:
Needs a pull-up resistor to PCH VCCDPTTRM rail (1.8V) through a 2.2 K±5% pull-up resistor.
Connect to the DP_VTS of PCI through a 1K±5% series resistor.

IVY Bridge Processor (CLK, MISC, JTAG)




wo eDP and dGPU
Connect DPLL_REF_SSCLK on Processor to GND through 1K ± 5% resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP through 1K ± 5% resistor.

EV	UMA/OPT.
Ra	NA
Rb	1K
Rc	1K


CRB 1.0 : SM_RCOMP[2..0] W:20mils, S:15mils, L: 500mils

For XDP



FDI Disabling (Discrete Only)






DP & PEG Compensation



Processor pull-up(CPU)



IVY Bridge Processor (DDR3)





Quanta Computer Inc.





PROJECT : ZQTA/ZQSA

Size Document Number **IVY Bridge 2/4** Rev 1A


Date: Friday, November 11, 2011 Sheet 4 of 44








WWW.AliSaler.Com



PANTHER POINT

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V_ R301 1K 4 SPKR									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R171 1K 4 PCI_GNT3# [9]									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC R526 330K 4 PCH_INVRMEN									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	R473 1K 4 BBS_BIT1 [9]
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK		R558 1K 4 BBS_BIT0									
HDA_SDO	Flash Descriptor Security	RSMRST	0 = effect (default)(weak pull-down 20K) 1 = overridden	32 ME_WR R505 SHORT 4 ACZ_SDOOUT_R									
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss (weak pull-down 20K) 1 = Set to Vcc	R548 2.2K 4 01.8V R546 1K 4 H_SNB_IVB# [3] DF_TVS [10] 0930									
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (weak pull-up 20K)	R277 1K 4 PLL_ODVR_EN [10]									
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_S5 R177 1K 4 ACZ_SYNC_R									
GPIO15	Intel ME Crypto Transport Layer Security (TLS) cipher suite internal PD	RSMRST	0 = Disable (Default) 1 = Enable	+3V_S5 R563 1K 4 PCH_GPIO15 [10]									
DSWVREN	DEEP S4/S5 well On Die DSW VR Enable	DSW	High = Enable (Default) Low = Disable	+3V_RTC R530 330K 4 DSWVREN [7] R528 330K 4									
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)	+1.8V R308 1K 4 NV_ALE [9]									

CPT/PPT (HDA, JTAG, SATA)



DG recommended that AC coupling capacitors should be close to the connector (<100 mils) for optimal signal quality.

SATA0GP/GPIO21
SATA4GP/GPIO16
SATA5GP/GPIO49
If these pins are unused use 8.2k to 10k pull-up to +Vcc3.3 or 8.2k to 10k pull-down to ground

Used as GPIO only. at chklist 1.2

Default weak pull-up on GNT0/1#
[Need external pull-down for LPC BIOS]


ME_WR default EC setting folating


Needs to be pulled High for Huron River platform.
chklist 1.2

1120B




SMBus(PCH)








CPT/PPT (POWER)



CPT/PPT (POWER)




IBEX PEAK-M (GND)




Quanta Computer Inc.

PROJECT : ZQTA/ZQSA

Size	Document Number	Rev
	Panther Point 6/6	1A
Date:	Friday, November 11, 2011	Sheet 12 of 44





N13P-GL	AJON13P0T02
N13P-GS	AJON13P0T07
N13M-GS	AJON13M0T08

IV@:iGPU
EV@:dGPU
OP@:Optimus
DO@:Discrete only
SP@:Special







Figure 3-18. PEX_RST_N Timing for GPU
Table 3-8. N11x Reset Requirements for PCI Express 2.0

Constraint Parameter	Requirement	Notes
T _{PERST_CLK_G}	T _{PERST_CLK_G} ≥ 11ns	
T _{PERST_CLK_G}	T _{PERST_CLK_G} ≥ 1T _{REF_CLK}	

	for N13P/M-GS	for N13P-GL
Stuff--> R	Reserve--> R	
Reserve -->L	Stuff--> L	













Diagram illustrating the signal path for EV_TLXCLK+ to EV_TLXOUT2+ [22]. The path involves a series of multiplexers (MUX) and registers (AN6, AN3, AP3, AM5, AN5, AK6, AL6, AH6, AJ6) connected sequentially, with the final output being EV_TLXOUT2+ [22].



N13P-GL	AJ0N13P0T02
N13P-GS	AJ0N13P0T07
N13M-GS	AJ0N13M0T08

[15,17,19,39,40] +3V_GFX

Logical Strap Bit Mapping

	PU-VDD	PD
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111

N13P-GL	AJ0N13P0T02
N13P-GS	AJ001070T00
N13M-GS	AJ001170T00


	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO	FB_1	FB_0	SMB_ALT_ADDR	VGA_DEVICE	0001
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	PCI_DEVID[5]	PEX_PLL_EN_TERM	1010
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0110
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	1110
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED	0010
STRAP4	RESERVED	PCI SPEED CHANGE GEN3	PCI_MAX SPEED	DP_PLL_VDD33	0011

STRAP2
N13P-GL (1001) --> 10k PU
N13P-GS (1011) --> 20K PU

STRAP1
N13P-GL (0111) --> 45.3k PD
N13P-GS (0110) --> 34.8K PD



STRAP3
Optimus --> 4.99k PD
Discrete only --> 15K PD

Resistor P/N
4.99K--> CS24992FB26
10K --> CS31002FB26
15K --> CS31502FB24
20K --> CS32002FB29
34.8K--> CS33482FB22
45.3K --> CS34532FB18



N13P-GS/-GL Strapping table

ROM_SI	1G Hynix 64Mx16 -->15K PD 1G Micron 64Mx16 -->20K PD 2G Hynix 128Mx16 -->35K PD (Default) 2G Micron 128Mx16 -->45K PD	ROM_SO N13P-GL --> 10K PD N13P-GS --> 10K PU	ROM_SCLK N13P-GL (0010) --> 15k PD N13P-GS (1000) --> 4.99K PU
--------	--	--	--




R422	
N13P-GS/GL	40.2K
N13M-GS	NC

[MISC_ROM]



for N13P/M-GS	for N13P- GL
Reserve R108	Stuff R108

GfX SMBus Isolation



N13M-GS Strapping table


Pin Name	Strap Mapping	Value
ROM_SCLK	SMB_ALT_ADDR	0
ROM_SI	SUB_VENDOR	0
ROM_SO	VGA_DEVICE	0
STRAP[3..0]	RAM_CFG[3..0]	0010(Hynix 64Mx16) 0110(Hynix 128Mx16)
STRAP[4]	PCIE_MAX_SPEED	0

Remark :
0 -> 10K PD
1 -> 10K PU

PROJECT : ZQTA/ZQSA

Date:	Friday, November 11, 2011	Sheet	19	of	44
-------	---------------------------	-------	----	----	----


1A



	[31,39]	+VGCORE	
	[15,16,17,40]	+1.05V_GFX	
	[16,20,21,40]	+1.5V_GFX	
	[15,17,18,39,40]	+3V_GFX	
[3,7,8,9,10,11,13,14,22,23,24,25,26,27,28,31,32,34,35,36,37,38,39,40,41]		+3V	

[16] VMA_DQ[63..0]
[16] VMA_DM[7..0]
[16] VMA_WDQS[7..0]
[16] VMA_RDQS[7..0]

CHANNEL A: 256MB/512MB DDR3



VMA_CLK0
R371 EV@162/F_4
VMA_CLK0#

Fermi : Change to 160 ohm
1 : CS11602JB00 ,RES CHIP 160 1/16W +-5% (0402)
2 : CS11622PB07 ,RES CHIP 162 1/16W +-1% (0402)

FBA_CMD17 FBA_CMD17 TP1
FBA_CMD1 FBA_CMD1 TP2
10/14 modify


VMA_CLK1
R41 EV@162/F_4
VMA_CLK1#

Fermi : Change to 160 ohm
1 : CS11602JB00 ,RES CHIP 160 1/16W +-5% (0402)
2 : CS11622PB07 ,RES CHIP 162 1/16W +-1% (0402)

VREFC VMA3
R36 EV@1.33K/F_4
VREFD VMA3

VREFC VMA3
R370 EV@1.33K/F_4
VREFD VMA3

CHANNEL B: 256MB/512MB DDR3



Should be 240 Ohms +-1%

VMC_CLK0

R388 SNP@162/F_4

Fermi : Change to 160 ohm

1 : CS11602JB00 ,RES CHIP 160 1/16W +-5% (0402)

2 : CS11622PB07 ,RES CHIP 162 1/16W +-1% (0402)

Should be 240 Ohms +-1%


VMC_CLK1

R49 SNP@162/F_4


Fermi : Change to 160 ohm

1 : CS11602JB00 ,RES CHIP 160 1/16W +-5% (0402)


2 : CS11622PB07 ,RES CHIP 162 1/16W +-1% (0402)





CRT




LVDS & eDP




```
Enable/Disable LVDS
Pull Up--->Enable
NC--->Disable
```




LCD Power




Lid Switch (Hall sensor)




Backlight Control



From PCH




From EXT VGA




IV@:iGPU
EV@:dGPU
OP@:Optimus
DO@:Discrete only
SP@:Special

HDMI connector



HDMI-detect



I2C

UMA	R239	CS22202JB18
	R245	
DIS	R239	CS24702JB38
	R245	


From EXT VGA




From PCH



EMI




+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA




The diagram illustrates the electrical connections for the MINI-CARD1 module. It shows the module's pinout (51-54) and its connection to the TP38 header. The top section shows the power and ground connections for the +3V_SATA line, including capacitors C616, C615, and C647, and a resistor R615. The main section shows the connection of the MINI-CARD1 pins to the TP38 header pins. The bottom section shows the connection of the MINI-CARD1 pins to the +3V_SATA pin.


MINI-CARD1	Function	TP38
51	Reserved	LED_OUT
49	Reserved	
47	Reserved	
45	Reserved	
43	Reserved	
41	GND	
39	+3.3Vaux	
37	+3.3Vaux	
35	GND	
33	PETp0	
31	PETn0	
29	GND	
27	GND	
25	PERp0	
23	PERn0	
21	UIM_C4	
19	UIM_C8	
17	GND	
15	GND	
13	REFCLK+	
11	REFCLK-	
9	GND	
7	CLKREQ#	
5	Reserved	
3	WAKE#	
1	GND	
52	+3.3V	
50	GND	
48	+1.5V	
46	LED_WPAN#	
44	LED_WLAN#	
42	LED_WWAN#	
40	GND	
38	USB_D+	
36	USB_D-	
34	GND	
32	SMB_DATA	
30	SMB_CLK	
28	+1.5V	
26	GND	
24	+3.3Vaux	
22	PERST#	
20	W_DISABLE#	
18	GND	
16	UIM_VPP	
14	UIM_RESET	
12	UIM_CLK	
10	UIM_DATA	
8	UIM_PWR	
6	+1.5V	
4	GND	
2	+3.3V	

 Quanta Computer Inc. PROJECT : ZQTA/ZQSA		
Size	Document Number	Rev 1A
MINI PCI-E / SSD		
Date:	Friday, November 11, 2011	Sheet 24 of 44

MAIN SATA HDD(HDD)




G Sensor




G-Sensor -->GS@


ODD (ODD)



Zero Power (ODD)



Zero Power -->ZP@




Quanta Computer Inc.

PROJECT : ZQTA/ZQSA


Size	Document Number	Rev
	SATA-HDD/ODD/G Sensor	1A
Date:	Friday, November 11, 2011	Sheet 25 of 44

Codec(ADO)




MIC


Max. 100mVrms input for Mic-IN



Internal Speaker




HP




CARD READER CONNECTOR

Share Pin



SP1	SD_D7		xD_RDY
SP2	SD_D6	MS_INS#	xD_RE#
SP3	SD_D5		xD_CE#
SP4	SD_D4		xD_WE#
SP5	SD_D1	MS_CLK	xD_D6
SP6	SD_D0	MS_D7	xD_D5
SP7	SD_CLK	MS_D3	xD_D4
SP8	SD_CMD	MS_D6	xD_D3
SP9	SD_D3	MS_D2	xD_D2
SP10	SD_D2		xD_D7
SP11		MS_BS	xD_CLE
SP12	SD_WP	MS_D1	xD_WP#
SP13	SD_CD#	MS_D5	xD_ALE
SP14		MS_D4	xD_D0
SP15		MS_D0	xD_D1
SP16			xD_CD#



10/7 change 0 ohm




XD,MMC 4.2/SD,MS/MSP 7 IN1 CARD READER




Quanta Computer Inc.
PROJECT : ZQTA/ZQSA


K/B



LED




CPU FAN




TOUCHPAD & Switch CONN.

```
Model EA/EG/BA---->SW3, SW4
      VA/VG----->SW5, SW6
```




For BA WLAN function

**Quanta Computer Inc.**


PROJECT : ZQTA/ZQSA

Size	Document Number KB/FAN/TP+FP/LED	Rev 1A
Date:	Friday, November 11, 2011	Sheet 31 of 44



EC(KBC)




Power on bottom





SM BUS PU(KBC)




HWPG(KBC)









OCP=18A
L ripple current
= (19-1.05) * 1.5 / (0.68u*500k*19)
= 2.918A
Vtrip=20 - (2.918/2) * 4.3mohm
= 0.07972V
Rlimit = 0.07972 / 10uA * 8 = 63.78Kohm

+1.05V
1.05 Volt +/- 2%
TDC : 13.2A
PEAK : 17A
OCP : 20A
Width : 680mil

RC filter is for improve
Jitter performance.

+3VPCU	[8,22,25,30,31,32,33,34,41,42]
+1.05V	[3,5,7,8,9,11,22,32,35,40,41]
+3V_S5	[3,7,8,9,10,11,15,28,30,31,34,35,41,42]
VIN	[22,33,34,35,37,38,39,40,41,42,43]
+5V_S5	[11,26,30,34,35,37,38,39]
+3V	[3,7,8,9,10,11,13,14,19,22,23,24,25,26,27,28,31,32,34,35,37,38,39,40,41]
+5VPCU	[30,34]




Quanta Computer Inc.
PROJECT : ZQTA/ZQSA

Size	Document Number	Rev
	+1.05V (TPS51219)	1A
Date:	Friday, November 11, 2011	Sheet 36 of 44

G0	G1	+VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

default 0.9V




+VCCSA
TDC : 4.5A
PEAK : 6A
OCP : 7A
Width : 180mil

OCP=7A
Iripple=(19-0.9)*0.9/(2.2u*300K*19)
=1.299A
Rth=14mohm*8*(7-0.65)/10uA
=71.125K
Ipeak=8.299A






Quanta Computer Inc.
PROJECT : ZQTA/ZQSA




Size	Document Number	Rev
	VCCSA(RT8241DZ)	1A
Date:	Friday, November 11, 2011	Sheet 38 of 44




1013

	VID5	VID4	VID3	VID2	VID1	VID0
N13P-GL QS	1	0	1	1	0	0
N13P-GS QS	1	1	0	0	0	0
N13M-GS ES						










+1.8V
1.8 Volt +/- 5%
TDC : 1.61A
PEAK : 2A
Width : 60mil



Thermal protection




For EC control thermal protection (output 3.3V)



Hole



Model	date	CHANGE LIST
ZASA/ZSQTA	9/26	page3 : add R511,R525,R527,R528,R529 for Discrete Only &PCH_JTAG_TDO net change pull-up from +3V_S5 to +1.05 rail
	9/27	Update power circuit Page19 : add C3777,C3778
	9/30	Page18 : add Q3508 for U7 GPU_THERMAL_ALERT net Page31 : Del CN1
	10/3	Page18 : add dGPU_ACDC# net to U7 GPIO04 & add R347 Page22 : add R557,R554 to pull-down & R548,R547 stuff for Discrete only Page25 : add R3693,C116 for ODD zero power circuit
	10/4	Page31 : CN8 add board id3 & board id4 net for touch pad ID control
	10/5	Page31 : CN8.2,CN8.3 add CLK_SDATA & CLK_SCLK net for touch pad & add R278,R279 Page15 : U41 Power rail change to +3V_GFX Page24 : Del Q16 no't support wake up function Page18 : add Q3509 for dGPU_ACDC# net Page31 : add L35,R3694,R3695 for touch pad 5V & 3V option & add R297,R295 Fan PWR option
	10/6	Page17 : IFPAB_PLLVDD rail change from +1.8V_GFX to +3V_GFX Page27 : U6 change footprint Page39 : PWR engineer add PQ3006,PQ3005 Page40 : PWR engineer Del PR193,PQ51,PQ54
	10/7	Page16 :add C3779,C3780 Page29 :add C542,C530 for EMI solution & C544 change to 4.7u 0603 type Page35 :PWR engineer add PC3037,PC3038,PC3039 Page35 :PWR engineer add PC3035,PC3036
	10/11	Page8 :add R376,R381,R393,R407,R421,R434 for Dual SPI ROM Page9 :U13 power rail change to +3V Page10 :SV_DET_NC net add R250 to pull-down Page27 :add R133,R235 Page30 :C443 change to 3528 type & add C366,R340 Page31 :CN2.27 pin change to +VGACORE Page32 :add R330,R328 pull-up +3VPCU for GPUT_CLK,GPUT_DATA net
	10/14	Page20 :add C3781,C3782,R3569,R3570,R3571,R3576 Page21 :add C3783,C3784,R3577,R3578,R3579,R3581

 Quanta Computer Inc. PROJECT : ZQTA/ZQSA		DOC NO.	PROJECT MODEL :	ZQTA/ZQSA	APPROVED BY:		DATE:
Size	Document Number		Rev	PART NUMBER:		DRAWING BY:	
Change list		1A					
Date: Friday, November 11, 2011		Sheet 44 of 44					